<node id="669175">
  <nid>669175</nid>
  <type>news</type>
  <uid>
    <user id="36172"><![CDATA[36172]]></user>
  </uid>
  <created>1692978969</created>
  <changed>1692979142</changed>
  <title><![CDATA[Kwak’s 3D Monolithic Integration Research Earns Best Student Paper Award]]></title>
  <body><![CDATA[<p><span><span><span><span><span><span><span><span>Jungyoun Kwak has received the Best Student Paper Award at the 2023 <a href="https://www.mwscas2023.com/">IEEE International Midwest Symposium on Circuits and Systems</a> held in Tempe, Ariz., on August 6-9. The award recognizes his pioneering research in the field of “Beyond CMOS Circuits and Architectures”.</span></span></span></span></span></span></span></span></p>

<p><span><span><span><span><span><span><span><span>Kwak is a Ph.D. candidate in the <a href="https://ece.gatech.edu/">Georgia Tech School of Electrical and Computer Engineering</a> and is part of Professor <a href="https://ece.gatech.edu/directory/shimeng-yu">Shimeng Yu’s</a> <a href="https://shimeng.ece.gatech.edu/">Laboratory for Emerging Devices and Circuits</a>. The primary objective of the research group is to challenge the intrinsic limitations of conventional 2D scaling in integrated circuits. They aim to achieve this by vertically stacking circuit components using emerging devices in 3D monolithic integration.</span></span></span></span></span></span></span></span></p>

<p><span><span><span><span><span><span><span><span>The award-winning paper, titled "A Reconfigurable Monolithic 3D Switched-Capacitor DC-DC Converter with Back-End-Of-Line Oxide Channel Transistor," introduces a cutting-edge design that offers power-efficient and high-density switched-capacitor DC-DC converters. The novel converters are strategically placed on top of systolic arrays, facilitating fine-grain voltage scaling at the array level. The innovative architecture also minimizes the idle time of processing units by independently controlling the voltage for each array, all without incurring significant area overhead.</span></span></span></span></span></span></span></span></p>

<p><span><span><span><span><span><span><span><span>According to Kwak, the work in monolithic 3D integration offers exciting prospects for the future of computing. By conducting comprehensive studies of devices, circuits, and systems within 3D frameworks, the research provides a credible roadmap for extending Moore's Law — an advancement that is critically relevant as exponential growth in computational requirements like artificial intelligence models persist.</span></span></span></span></span></span></span></span></p>

<p><span><span><span><span><span><span><span><span>The work is supported by the <a href="https://www.chimes.psu.edu/">Center for Heterogeneous Integration of Micro Electronic Systems</a> (CHIMES), which operates under the <a href="https://www.src.org/program/jump2/">Semiconductor Research Corporation (SRC)’s Joint University Microelectronics Program 2.0</a>(JUMP 2.0), in collaboration with the Defense Advanced Research Projects Agency (DARPA).</span></span></span></span></span></span></span></span></p>
]]></body>
  <field_subtitle>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_subtitle>
  <field_dateline>
    <item>
      <value>2023-08-25T00:00:00-04:00</value>
      <timezone><![CDATA[America/New_York]]></timezone>
    </item>
  </field_dateline>
  <field_summary_sentence>
    <item>
      <value><![CDATA[Jungyoun Kwak, a Ph.D. candidate in ECE, has received a Best Student Paper Award for his pioneering research in 3D monolithic integration.]]></value>
    </item>
  </field_summary_sentence>
  <field_summary>
    <item>
      <value><![CDATA[<p><span><span><span><span><span><span><span><span>Jungyoun Kwak, a Ph.D. candidate in ECE, has received the Best Student Paper Award at the 2023 IEEE International Midwest Symposium on Circuits and Systems for his pioneering research in 3D monolithic integration and innovative circuit design.</span></span></span></span></span></span></span></span></p>
]]></value>
    </item>
  </field_summary>
  <field_media>
          <item>
        <nid>
          <node id="671484">
            <nid>671484</nid>
            <type>image</type>
            <title><![CDATA[photo_Jungyoun_Kwak_backgorund and crop.png]]></title>
            <body><![CDATA[]]></body>
                          <field_image>
                <item>
                  <fid>254555</fid>
                  <filename><![CDATA[photo_Jungyoun_Kwak_backgorund and crop.png]]></filename>
                  <filepath><![CDATA[/sites/default/files/2023/08/25/photo_Jungyoun_Kwak_backgorund%20and%20crop.png]]></filepath>
                  <file_full_path><![CDATA[http://www.tlwarc.hg.gatech.edu//sites/default/files/2023/08/25/photo_Jungyoun_Kwak_backgorund%20and%20crop.png]]></file_full_path>
                  <filemime>image/png</filemime>
                  <image_740><![CDATA[]]></image_740>
                  <image_alt><![CDATA[A headshot of Ph.D. candidate Jungyoun Kwak.]]></image_alt>
                </item>
              </field_image>
            
                      </node>
        </nid>
      </item>
      </field_media>
  <field_contact_email>
    <item>
      <email><![CDATA[dwatson@ece.gatech.edu]]></email>
    </item>
  </field_contact_email>
  <field_location>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_location>
  <field_contact>
    <item>
      <value><![CDATA[<p>Dan Watson</p>
]]></value>
    </item>
  </field_contact>
  <field_sidebar>
    <item>
      <value><![CDATA[]]></value>
    </item>
  </field_sidebar>
  <field_boilerplate>
    <item>
      <nid><![CDATA[]]></nid>
    </item>
  </field_boilerplate>
  <!--  TO DO: correct to not conflate categories and news room topics  -->
  <!--  Disquisition: it's funny how I write these TODOs and then never
         revisit them. It's as though the act of writing the thing down frees me
         from the responsibility to actually solve the problem. But what can I
         say? There are more problems than there's time to solve.  -->
  <links_related> </links_related>
  <files> </files>
  <og_groups>
          <item>1255</item>
      </og_groups>
  <og_groups_both>
          <item>
        <![CDATA[Engineering]]>
      </item>
          <item>
        <![CDATA[Nanotechnology and Nanoscience]]>
      </item>
          <item>
        <![CDATA[Research]]>
      </item>
      </og_groups_both>
  <field_categories>
          <item>
        <tid>145</tid>
        <value><![CDATA[Engineering]]></value>
      </item>
          <item>
        <tid>149</tid>
        <value><![CDATA[Nanotechnology and Nanoscience]]></value>
      </item>
          <item>
        <tid>135</tid>
        <value><![CDATA[Research]]></value>
      </item>
      </field_categories>
  <core_research_areas>
          <term tid="39451"><![CDATA[Electronics and Nanotechnology]]></term>
      </core_research_areas>
  <field_news_room_topics>
      </field_news_room_topics>
  <links_related>
      </links_related>
  <files>
      </files>
  <og_groups>
          <item>1255</item>
      </og_groups>
  <og_groups_both>
          <item><![CDATA[School of Electrical and Computer Engineering]]></item>
      </og_groups_both>
  <field_keywords>
      </field_keywords>
  <field_userdata>
      <![CDATA[]]>
  </field_userdata>
</node>
